

06-12-00

CHRISTOPHER P. MAIORANA, P.C.

24025 Greater Mack, Suite 200  
St. Clair Shores, Michigan 48080



Utility Patent Application Transmittal  
(Only for new non-provisional applications Under 37 CFR 1.53(b))

ASSISTANT COMMISSIONER FOR PATENTS  
Washington, D. C. 20231

Case Docket No.0325.00369  
Date: June 9, 2000

Sir:

Transmitted herewith for filing is a patent application of:

Inventor(s): Ronald H. Sartore, Steven P. Larky and Cathal G. Phelan

For: SPEED POWER EFFICIENT USB METHOD

Enclosed are:

1.  Specification (10 pages); Claims (5 pages); Abstract (1 page)
2.  2 sheets of formal drawings.
3.  Oath or Declaration      Total Pages 3
  - a.  Newly executed (original or copy)
  - b.  Copy from a prior application (37 CFR 1.63(d))  
(for continuation/divisional with Item 5 completed)
  - c.  Copy of Revocation of Previous Power
4.  Incorporation By Reference (usable if Item 3b is checked)  
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Item 3b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
5.  If a Continuing Application, check appropriate box and supply the requisite information below and in a preliminary amendment:  
  
      Continuation            Divisional            Continuation-in-part (CIP)  
of prior application no.: \_\_\_\_\_
6.  An assignment to CYPRESS SEMICONDUCTOR CORP. along with PTO form 1595.
7.  A PTO Form 1449 with a copy of the references not previously cited.
8.  Return Receipt Postcard
9.  Other:

The filing fee has been calculated as shown below:

	No. Filed	No. Extra	Fee	Amount
Basic Fee	--	--	--	\$690.00
Total Claims	20	0	x \$ 18.00	\$ 0.00
Indep. Claims	3	0	x \$ 78.00	\$ 0.00
Mult. Dep. Claims			\$260.00	\$ 0.00

SUB-TOTAL ..... \$690.00

       SMALL ENTITY STATUS (divide SUB-TOTAL by two) ..... \$        
 Assignment Recordal Fee (\$40.00) ..... \$ 40.00  
 TOTAL ..... \$730.00

A check in the amount of \$730.00 to cover the filing fee is enclosed.

The Commissioner is hereby authorized to charge any fees under 37 CFR 1.16 and 1.17 which may be required by this paper or associated with this filing to Deposit Account No. 50-0541. A duplicate copy of this sheet is enclosed.

---

**Correspondence Address:**

---



Customer Number or Bar Code Label:

**21363**

PATENT TRADEMARK OFFICE

---

**CERTIFICATE OF EXPRESS MAILING**

I hereby certify that this paper (along with any paper referred to as being attached or enclosed) is being deposited with the United States Postal Service via Express Mail Label No. EL561050812US in an envelope addressed to: BOX PATENT APPLICATION, Assistant Commissioner for Patents, Washington, D.C. 20231, on June 9, 2000.

By: Mary Donna Berkley  
 Mary Donna Berkley

Respectfully submitted,

By \_\_\_\_\_  
 Christopher P. Maiorana  
 Reg. No. 42,829  
 CHRISTOPHER P. MAIORANA, P.C.  
 24025 Greater Mack, Suite 200  
 St. Clair Shores, Michigan 48080  
 (810) 498-0670

Date: June 9, 2000

Attorney Docket No.: 0325.00369

SPEED POWER EFFICIENT USB METHOD

Field of the Invention

The present invention relates to a method and/or architecture for Universal Serial Bus (USB) devices generally and, more particularly, to a method and/or architecture for speed and power efficient USB devices.

Background of the Invention

A Universal Serial Bus (USB) device establishes one operating speed during enumeration of the device and remains at the established speed indefinitely while powered. The USB device maintains the established speed regardless of whether (i) the device is switched to or from a limited power mode of operation or (ii) the speed is warranted for the actual application.

Once a device enumerates as a high speed device, the device remains at a high speed. The device operating as a high speed device has a higher power consumption than a full speed device. However, a device may remain at the high speed (high power consumption) mode, even though the high speed is sometimes not

0325.00369  
CD00058

necessary. High speed devices are not battery friendly and may provide excessive capability (i.e., more speed than necessary) for some applications. Conventional approaches are not configured to change an established USB configuration.

5

Summary of the Invention

The present invention concerns an apparatus comprising a peripheral device and a host device. The peripheral device may be connected to the host device. The speed of the peripheral device may be adjusted in response to one or more predetermined conditions.

The objects, features and advantages of the present invention include providing a method and/or architecture for implementing speed and power efficient USB devices that may provide

15 (i) USB speed switching (e.g., USB 2.0 speed to USB 1.1 speed or vice versa), (ii) bi-directional and conditional switching, (iii) switching based upon usage requirements, (iv) switching based upon power situations and/or (v) speed switching capability not provided within USB specifications.

Brief Description of the Drawings

These and other objects, features and advantages of the present invention will be apparent from the following detailed description and the appended claims and drawings in which:

5 FIG. 1 is a block diagram of a preferred embodiment of the present invention; and

FIG. 2 is a flow chart illustrating an operation of the present invention.

Detailed Description of the Preferred Embodiments

Referring to FIG. 1, a block diagram of a system 50 is shown in accordance with a preferred embodiment of the present invention. The system 50 generally comprises a computer (e.g., a personal computer (PC)) 52 and a peripheral device 54. The system 50 may provide speed adaptive operation of the peripheral device 54. The computer 52 may include a host device or interface 56. The peripheral device 54 may include a control block (or circuit) 60. In one example, the control block 60 may be implemented as a speed/power control circuit. The control circuit 60 may interface with the host interface 56. In one example, the control circuit 60 may be embedded within the peripheral device 54. However, the

0325.00369  
CD00058

control circuit 60 may be implemented as another appropriate type device in order to meet the criteria of a particular implementation.

Referring to FIG. 2, a diagram of a method (or process) 100 is shown in accordance with a preferred embodiment of the present invention. The method 100 generally comprises a block 102, a decision block 104, a decision block 106, a decision block 108, a block 110, a block 112, a block 114, a decision block 116, a decision block 118, a block 120, a block 122 and a block 124. In one example, the decision block 104 may be implemented as a speed detect decision block. The decision block 104 may determine a speed of operation of the peripheral device 54. If the peripheral device 54 is operating in a full speed mode, the method 100 may move to the decision block 116. If the peripheral device 54 is operating in a high speed mode, the method 100 may move to the decision block 106.

The decision block 106 may determine if the system 50 requires the high speed mode. If the system 50 requires the high speed mode, the method 100 generally returns to the speed detect decision block 104. If the circuit 50 does not require the high speed mode, the method 100 may move to the decision block 108. The

0325.00369  
CD00058

decision block 108 may determine if a power conservation mode is required. If a power conservation mode is not required, the method 100 generally returns to the speed detect decision block 104. If a power conservation mode is required, the method 100 may move to 5 the block 110.

The block 110 may electrically disconnect the peripheral device 54 from the host computer 52. The electrical disconnect may allow the method 100 to inhibit the high speed operation of the peripheral device 54. The method 100 may then move to the delay 112. After the delay 112, the method 100 may move to the block 114. The block 114 may electrically reconnect the peripheral device 54. The reconnect may allow the peripheral device 54 to operate as full speed. The method 100 then generally moves back to the speed detect decision block 104.

15           The decision block 116 may determine if a high speed mode is required. If a high speed mode is not required, the method 100 generally moves back to the decision block 104. If a high speed is required, the method 100 may move to the decision block 118. The decision block 118 may determine if a power conservation mode is 20 necessary. If a power conservation mode is necessary, the method 100 generally moves back to the speed detection decision block 104.

0325.00369  
CD00058

If the power conservation mode is not necessary, the method 100 may move to the block 120. The block 120 may electrically disconnect the peripheral device 54 from the computer 52. The electrical disconnect may allow the method 100 to enable a high speed 5 operation. Next, the method 100 may move to the delay block 122. After the delay block 122, the method 100 may move to the block 124. The block 124 may electrically reconnect the peripheral device 54 with the host computer 52. The reconnect may allow the peripheral device 54 to be connected as a high speed device. The method 100 then generally moves back to the speed detection indication block 104.

The electrical disconnect and reconnect in the block 110, the block 112 and the block 114 may be implemented as a re-enumeration as described in U.S. Patent No. 6,012,103, which is hereby incorporated by reference in its entirety. As part of the re-enumeration, the blocks 110, 112 and 114 may also change the speed of operation of the peripheral device 54. Similarly, the blocks 120, 122 and 124 may also provide a re-enumeration process. As part of the re-enumeration, the blocks 120, 122 and 124 may also 15 20 change the speed of operation of the peripheral device 54.

0325.00369  
CD00058

The system 50 (or method 100) may allow USB peripheral devices, via the re-enumeration concept, to switch between (i) a high performance, high power modes of operation and (ii) a lower speed, power conservation modes of operation. The system 50 may 5 allow a number of criteria (or conditions) to initiate a change from a high speed mode to a low speed mode or vice-versa. For example, criteria such as whether battery operation is in use or whether a particular performance is warranted based on actual use may be used to initiate the mode changes. Additionally, the system 50 may provide throttle power down to conserve power.

Upon pre-established criteria, such as going from a wall outlet power source to a battery power source, the system 50 (or method 100) may permit a USB device to electrically disconnect and reconnect at a slower, power saving speed. Also, the system 50 (or method 100) may permit the changing from a high speed USB device to 15 a full speed USB device, should the data traffic be judged to be capably handled by the slower, full-speed data rates. Conversely, the system 50 (or method 100) may change from a full speed USB device to a high speed USB device, should the data traffic be 20 judged to be better handled by the faster, high-speed data rates.

0325.00369  
CD00058

Since many USB peripherals are bus powered (e.g., receive power via the host 52) many applications, such as laptop computers can enjoy increased battery life through power conservation at the peripheral level. High speed USB implementations generally consume 5 more peripheral power due to the high data rates and internal clock speeds required. However, the speed/power trade off may not be applicable for all low power applications.

The system 50 (or 100) may provide a USB peripheral capable of high speed USB operation (e.g., USB 2.0), that may, upon a host or peripheral command, electrically disconnect and reconnect as a full speed device. Additionally, a USB peripheral capable of high speed USB (e.g., USB 2.0), that is operating in the full speed mode (but near the limits of the full speed performance capability) may be electrically disconnected and reconnected as a high speed 15 device.

The system 50 may adjust a speed of a peripheral device based on conditions such as power source, optional speed (e.g., 480 Mbs to 12 Mbs), when battery operated, etc. The speed adjustment may also be based on traffic needs and/or monitored data rates 20 below a set threshold.

The system 50 may provide power management for USB devices through re-enumeration between full and high speed modes. The system 50 may allow a user to tailor an operation speed. The system 50 may extend useful operation under battery power. Battery operation duration is generally becoming an increasingly important product selection criteria. The system 50 may provide increased battery operating life, lower power consumption, cooler operation, etc. The system 50 may provide speed switching for power conservation/performance tradeoffs for USB systems through use of re-enumeration.

The function performed by the method of FIG. 2 may be implemented using a conventional general purpose digital computer programmed according to the teachings of the present specification, as will be apparent to those skilled in the relevant art(s). Appropriate software coding can readily be prepared by skilled programmers based on the teachings of the present disclosure, as will also be apparent to those skilled in the relevant art(s).

The present invention may also be implemented by the preparation of ASICs, FPGAs, or by interconnecting an appropriate network of conventional component circuits, as is described herein,

0325.00369  
CD00058

modifications of which will be readily apparent to those skilled in the art(s).

The present invention thus may also include a computer product which may be a storage medium including instructions which can be used to program a computer to perform a process in accordance with the present invention. The storage medium can include, but is not limited to, any type of disk including floppy disk, optical disk, CD-ROM, and magneto-optical disks, ROMs, RAMs, EPROMs, EEPROMs, Flash memory, magnetic or optical cards, or any type of media suitable for storing electronic instructions.

While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of the invention.

0325.00369  
CD00058

**CLAIMS**

1. An apparatus comprising:

a peripheral device connected to a host device, wherein a speed of said peripheral device is adjusted in response to one or more predetermined conditions.

2. The apparatus according to claim 1, wherein said peripheral device is further configured to electrically disconnect and reconnect at said adjusted speed to said host device.

3. The apparatus according to claim 1, wherein said electrical disconnection/reconnection comprises re-enumeration of said peripheral device.

4. The apparatus according to claim 1, wherein said peripheral device comprises a Universal Serial Bus (USB) device.

5. The apparatus according to claim 1, wherein said one or more predetermined conditions comprise one or more speed considerations and one or more power considerations.

0325.00369

CD00058

6. The apparatus according to claim 1, wherein said peripheral device is further configured to determine a required speed of said peripheral device.

7. The apparatus according to claim 1, wherein said peripheral device is further configured to determine a power conservation of said peripheral device.

8. The apparatus according to claim 1, wherein said peripheral device is further configured to switch from a first speed to a second speed in response to said one or more predetermined conditions.

9. The apparatus according to claim 1, wherein said peripheral device is further configured to switch from a first speed to a second speed in response to a user input.

10. An apparatus comprising:

means for detecting a current operating speed of a peripheral device; and

0325.00369  
CD00058

means for changing the operating speed of said peripheral  
5 in response to one or more predetermined conditions.

11. A method for controlling the speed of operation of  
a peripheral device, comprising the steps of:

(A) detecting a current operating speed of said  
peripheral; and

5 (B) changing the operating speed of said peripheral in  
response to one or more predetermined conditions.

12. The method according to claim 11, wherein step (B)  
further comprises the step of:

electrically disconnecting and reconnecting said  
peripheral device.

13. The method according to claim 11, wherein step (B)  
further comprises re-enumeration of said peripheral device.

14. The method according to claim 11, wherein said  
peripheral device comprises a Universal Serial Bus (USB) device.

0325.00369  
CD00058

15. The method according to claim 11, wherein said one or more predetermined conditions comprise one or more speed considerations and one or more power considerations.

16. The method according to claim 11, wherein said peripheral device is further configured to determine required speed of said peripheral device.

17. The method according to claim 11, wherein said peripheral device is further configured to determine a power conservation of said peripheral device.

18. The method according to claim 11, wherein said peripheral device is further configured to switch from a first speed to a second speed in response to said one or more predetermined conditions.

19. The method according to claim 11, wherein said peripheral device is further configured to switch from a first speed to a second speed in response to a user input.

0325.00369

CD00058

20. The method according to claim 11, wherein said peripheral device is further configured to determine required speed of said peripheral device.

0325.00369

CD00058

**ABSTRACT OF THE DISCLOSURE**

An apparatus comprising a peripheral device and a host device. The peripheral device may be connected to the host device. The speed of the peripheral device may be adjusted in response to one or more predetermined conditions.




FIG. 1




FIG.2

Docket No. 0325.00369

**DECLARATION, POWER OF ATTORNEY AND PETITION**

We, the undersigned inventors, hereby declare that:

My residence, post office address and citizenship are given next to my name;

We believe that we are the first, original and joint inventors of the subject matter claimed in the application for patent entitled "**SPEED POWER EFFICIENT USB METHOD**", which:

X is submitted herewith;

\_\_\_\_\_ was filed on \_\_\_\_\_ as Application Serial No. \_\_\_\_\_ and amended on \_\_\_\_\_;

We have reviewed and understand the contents of the above-identified application for patent (hereinafter, "this application"), including the claims;

We acknowledge the duty under Title 37, Code of Federal Regulations, Section 1.56, to disclose to the United States Patent and Trademark Office information known to be material to the patentability of this application. We also acknowledge that information is material to patentability when it is not cumulative to information already provided to the United States Patent and Trademark Office and when it either

compels, by itself or in combination with other information, a conclusion that a claim is unpatentable under the preponderance of evidence standard, giving each term in the claim its broadest reasonable construction consistent with the application, and before any consideration is given to evidence which may be submitted to establish a contrary conclusion of patentability, or

refutes or is inconsistent with a position taken in either (i) asserting an argument of patentability, or (ii) opposing an argument of unpatentability relied on by the United States Patent and Trademark Office;

We hereby claim the priority benefit under Title 35, Section 119(e), of the following United States provisional patent applications:

Application No.

Filing Date

We hereby claim the priority benefit under Title 35, Section 120, of the following United States patent applications:

Serial No.

Filing Date

Status

We hereby claim the priority benefit under Title 35, Section 365(c), of the following PCT International patent applications designating the United States:

Application No.Filing Date

Where the subject matter of the claims of this application is not disclosed in the United States or PCT priority patent applications identified above, we acknowledge the duty to disclose information known to be material to the patentability of this application that became available between the filing dates of this application and of the priority United States or PCT patent applications.

We hereby appoint as our attorneys with full power of substitution to prosecute this application and conduct all business in the United States Patent and Trademark Office associated with this application: Customer No. 021363.

**21363**

PATENT TRADEMARK OFFICE

We declare that all statements made herein of our own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of this application or any patent issuing thereon.

Ronald H. Sartore

Name of First Joint Inventor

Signature of First Joint Inventor

6-8-2000

Date

Steven P. Larky

Name of Second Joint Inventor

Signature of Second Joint Inventor

6/8/00

Date

Post Office Address:

13655 Ash Hollow Crossing Road  
Poway, CA 92064Citizen of: United States of AmericaResidence: 13655 Ash Hollow Crossing Road  
Poway, CA 92064

Post Office Address:

13745 Nogales Drive  
Del Mar, CA 92014-3338Citizen of: United States of AmericaResidence: 13745 Nogales Drive  
Del Mar, CA 92014-3338

Docket No. 0325.00369

Page 3 of 3

Calhal G. Phelan

Name of Third Joint Inventor

Calhal G. Phelan

Signature of Third Joint Inventor

6/7/00

Date

Post Office Address:

394 Mountain View Avenue

Mountain View, CA 94041

Citizen of: Ireland

Residence: 394 Mountain View Avenue

Mountain View, CA 94041